The lateral distribution of interface traps, averaged over the semiconductor band gap, is calculated in an MIS structure. The calculation is based on the well-known charge-pumping technique. The calculation has been applied to P-channel MOSFET's.
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INTRODUCTION
Understanding the location of interface trap generation in MOSFET's under stress has become critical for building reliability into device operation at the microscopic design level. Interface traps cause direct changes in transconductance, subthreshold slope, and noise figure [1] [2] [3] [4] . They are also indirect evidence of hot carriers in MOSFET's, and can aid in creating physical, microscopic models of hot carrier transport.
In MOSFET's, interface traps have been characterized in three ways: as an average value over both the surface energy band gap and channel length, N it (cm -2 ) [5, 6] ; as an average over the band gap, but not channel length, N it (x) (cm -2 ) [6] ; and as an average over channel length, but not surface potential energy in the band gap,
[No work to date has looked at the full D it (x,Y).]
Lately, the method of choice for characterization of interface traps has been the charge-pumping technique [10, 11, 6] . In particular, we develop here an alternate method to [7] for finding N it (x) (cm -2 ). As before, the method is based on profiling the interface traps versus position near the drain by varying the junction reverse bias. Peak charge-pumping current is measured versus reverse junction bias.
Increasing reverse bias causes the source-drain space-charge regions to grow. Their extension effectively reduces the channel length. For charge-pumping applications, this means a smaller channel area will contribute to the charge-pumping current.
Any interface traps located in the depleted region will be effectively masked and unable to contribute to I cp . The combination of changes in I cp and channel length are used to extract N it (x) versus position along the channel. This alternate method appears simpler than the previous one, as shown in the derivation below; at the same time, it avoids the crucial assumption of constant N it (x) in prestressed devices made in [7] . of 12 4 Several assumptions are made. First, any damage, i.e. interface trap generation, is assumed to occur only on the drain side of the channel. Therefore, the interface trap distribution on the source side is assumed to be the same before and after stress. Second, the spatial distributions of interface traps are assumed to be the same (not necessarily constant) on both source and drain sides, prior to any stress.
To begin the derivation, energy-averaged interface traps may be expressed as:
That is, the surface potential Y, controlled by the gate bias of the charge-pumping measurement, is assumed to span the entire semiconductor band gap. The energyaveraged interface traps then come from integrating D it (x,Y) over this band gap.
The charge-pumping current I cp is calculated according to:
Charge q, frequency f, and MOSFET channel width W control part of I cp . The two integrals take D it (x,Y) into account, adding up contributions across the band gap and along the channel. Note that the reverse-bias-dependent source depletion edge is defined to be at x=-L(V r )/2, with the drain edge at +L(V r )/2. Thus, the center of the channel is defined to be x=0, and is independent of V r .
N it (x) for an unstressed device can be found using these equations. Define the unstressed charge-pumping current I cp0 as:
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Here, the factor of '2' and the change of the integral's lower limit stem from the assumption of N it (x) being symmetric at source and drain for the unstressed device.
Taking the derivative with respect to 'L' of I cp0 will allow calculation of N it0 (x):
Inverting this last equation, and applying the chain rule (d/dL={d/dV}{dV/dL}):
Measurements of dI cp0 /dV r , and measurements or simulation of dV r /dL, thus allow extraction of N it0 (x), where x=L/2 and is dependent on the applied reverse bias.
For a device after stress, N it (x) near the drain (injection region) no longer looks like its counterpart N it0 (x) near the source. Proceeding as before:
Since the first integral in Equation (8) is over the unstressed part of the channel, we may convert it:
Making this substitution, and taking the derivative again with respect to channel length L, we get:
where the last step, as before, results from the derivative with respect to the limit of a definite integral. Re-arranging, and using the chain rule one last time, gives the final result:
APPLICATION
The following experimental measurements and analysis steps are needed to evaluate N it (x). 1) Obtain I cp vs. V r data before and after stress. 2) Calculate dI cp /dV r . 3) Determine L vs. V r with a one-or two-dimensional approximation, or by measurement. 4) Calculate dL/dV r (using a curve fit from L vs. V r ). 5) Calculate N it vs. V r from the I cp data obtained. 6) Calculate N it (x) from Equation (12) .
We have applied the technique to determination of lateral interface traps in P-channel MOSFET's [12] . PISCES [13] was used to establish carrier density versus of 12 7 lateral position along the interface, as a function of reverse junction bias. This was necessary in order to determine the channel length --defined by the depletion edge in the channel --as a function of reverse bias. Care was taken to identify the location of the depletion edge, as discussed elsewhere [14] . Figure 1 shows the experimental setup. Figure 2 shows the results of applying the new method to measurements on a PMOS transistor.
DISCUSSION
The new technique employed here allows determination of interface trap density, averaged over the band gap, as a function of position along the FET channel --regardless of whether the device has been stressed or not. That is, no assumption is made of uniform N it (x) in the unstressed device, as in [7] . We note allusion to a technique was made in [9] . However, no calculations were presented in that work, which led us to attempt them independently, with the results presented above.
Our calculated N it (x) in the PMOS FET (Figure 2 ) reveals similarities to the NMOS device results presented in [9] , both before and after stress, as we have discussed elsewhere [12] . In particular, we note a non-uniform interface trap density near the junctions of the unstressed device. We believe this is due to enhanced interface trap densities above heavily-doped junction regions. An alternative explanation exists for the increase [9] ; that is, electric field-enhanced emission of trapped charges near junctions, rather than increased numbers of interface traps.
Simulations of vertical field near the drain junction [12] appear to refute this explanation, leaving heavy doping effects as the likely candidate. 
CONCLUSIONS
